



2FW/B

THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Applicant:	Richard L. Coulson et al.	§	Art Unit:	2863
Serial No.:	10/660,310	§	Examiner:	Aditya S. Bhat
Filed:	September 11, 2003	§	Docket:	ITL.1029US
For:	Adaptive Cache Algorithm for Temperature Sensitive Memory	§		P16765
		§	Assignee:	Intel Corporation

Mail Stop Issue Fee  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

**AMENDMENT UNDER 37 C.F.R. § 1.312**

Sir:

In response to the Notice of Allowance mailed February 6, 2007, please amend the above-referenced patent application as follows:

Date of Deposit: March 1, 2007  
I hereby certify under 37 CFR 1.8(a) that this correspondence is being deposited with the United States Postal Service as **first class mail** with sufficient postage on the date indicated above and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.  
*Cynthia L. Hayden*  
Cynthia L. Hayden